

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR PATENT

Title: FLASH EEprom SYSTEM

Inventors: Eliyahou Harari, Robert D. Norman,  
Sanjay Mehrotra

clm 91 >  
Background of the Invention

5 This invention relates generally to semiconductor electrically erasable programmable read only memories (EEprom), and specifically to a system of integrated circuit Flash EEprom chips.

10 Computer systems typically use magnetic disk drives for mass storage of data. However, disk drives are disadvantageous in that they are bulky and in their requirement for high precision moving mechanical parts. Consequently they are not rugged and are prone to reliability problems, as well as consuming significant  
15 amounts of power. Solid state memory devices such as DRAM's and SRAM's do not suffer from these disadvantages. However, they are much more expensive, and require constant power to maintain their memory (volatile). Consequently, they are typically used as  
20 temporary storage.

EEprom's and Flash EEprom's are also solid state memory devices. Moreover, they are nonvolatile, and retain their memory even after power is shut down. However, conventional Flash EEprom's have a limited  
25 lifetime in terms of the number of write (or program)/erase cycles they can endure. Typically the devices are rendered unreliable after  $10^2$  to  $10^3$  write/erase cycles. Traditionally, they are typically used in applications where semi-permanent storage of  
30 data or program is required but with a limited need for reprogramming.

0899498-122997

Accordingly, it is an object of the present invention to provide a Flash EEPROM memory system with enhanced performance and which remains reliable after enduring a large number of write/erase cycles.

5 It is another object of the present invention to provide an improved Flash EEPROM system which can serve as non-volatile memory in a computer system.

It is another object of the present invention to provide an improved Flash EEPROM system that can  
10 replace magnetic disk storage devices in computer systems.

It is another object of the present invention to provide a Flash EEPROM system with improved erase operation.

15 It is another object of the present invention to provide a Flash EEPROM system with improved error correction.

It is yet another object of the present invention to provide a Flash EEPROM with improved write operation that minimizes stress to the Flash EEPROM device.  
20

It is still another object of the present invention to provide a Flash EEPROM system with enhanced write operation.

## 25 Summary of the Invention

These and additional objects are accomplished by improvements in the architecture of a system of EEPROM chips, and the circuits and techniques therein.

According to one aspect of the present  
30 invention, an array of Flash EEPROM cells on a chip is organized into sectors such that all cells within each sector are erasable at once. A Flash EEPROM memory system comprises one or more Flash EEPROM chips under the control of a controller. The invention allows any

465221-8546580

0899498 "122997"  
65227 8646680

combination of sectors among the chips to be selected and then erased simultaneously. This is faster and more efficient than prior art schemes where all the sectors must be erased every time or only one sector at a time can be erased. The invention further allows any combination of sectors selected for erase to be deselected and prevented from further erasing during the erase operation. This feature is important for stopping those sectors that are first to be erased correctly to the "erased" state from over erasing, thereby preventing unnecessary stress to the Flash EEPROM device. The invention also allows a global de-select of all sectors in the system so that no sectors are selected for erase. This global reset can quickly put the system back to its initial state ready for selecting the next combination of sectors for erase. Another feature of the invention is that the selection is independent of the chip select signal which enables a particular chip for read or write operation. Therefore it is possible to perform an erase operation on some of the Flash EEPROM chips while read and write operations may be performed on other chips not involved in the erase operation.

According to another aspect of the invention, improved error correction circuits and techniques are used to correct for errors arising from defective Flash EEPROM memory cells. One feature of the invention allows defect mapping at cell level in which a defective cell is replaced by a substitute cell from the same sector. The defect pointer which connects the address of the defective cell to that of the substitute cell is stored in a defect map. Every time the defective cell is accessed, its bad data is replaced by the good data from the substitute cell.

Another feature of the invention allows defect mapping at the sector level. When the number of

4

defective cells in a sector exceeds a predetermined number, the sector containing the defective cells is replaced by a substitute sector.

5 An important feature of the invention allows defective cells or defective sectors to be remapped as soon as they are detected thereby enabling error correction codes to adequately rectify the relatively few errors that may crop up in the system.

10 According to yet another aspect of the present invention, a write cache is used to minimize the number of writes to the Flash EEPROM memory. In this way the Flash EEPROM memory will be subject to fewer stress inducing write/erase cycles, thereby retarding its aging. The most active data files are written to the  
15 cache memory instead of the Flash EEPROM memory. Only when the activity levels have reduced to a predetermined level are the data files written from the cache memory to the Flash EEPROM memory. Another advantage of the invention is the increase in write throughput by virtue  
20 of the faster cache memory.

According to yet another aspect of the present invention, one or more printed circuit cards are provided which contain controller and EEPROM circuit chips for use in a computer system memory for long term,  
25 non-volatile storage, in place of a hard disk system, and which incorporate various of the other aspects of this invention alone and in combination.

Additional objects, features, and advantages of the present invention will be understood from the  
30 following description of its preferred embodiments, which description should be taken in conjunction with the accompanying drawings.

00000498-12207  
466227-8646680

5

### Brief Description of the Drawings

Fig. 1A is a general microprocessor system including the Flash EEprom memory system of the present invention;

5 Fig. 1B is schematic block diagram illustrating a system including a number of Flash EEprom memory chips and a controller chip;

Fig. 2 is a schematic illustration of a system of Flash EEprom chips, among which memory sectors are selected to be erased;

Fig. 3A is a block circuit diagram (in the controller) for implementing selective multiple sector erase according to the preferred embodiment;

Fig. 3B shows details of a typical register  
15 used to select a sector for erase as shown in Fig. 2A;

Fig. 4 is a flow diagram illustrating the erase sequence of selective multiple sector erase;

Fig. 5 is a schematic illustration showing the partitioning of a Flash EEprom sector into a data area and a spare redundant area;

Fig. 6 is a circuit block diagram illustrating the data path control during read operation using the defect mapping scheme of the preferred embodiment;

25 Fig. 7 is a circuit block diagram illustrating the data path control during the write operation using the defect mapping scheme of the preferred embodiment;

Fig. 8 is a block diagram illustrating the write cache circuit inside the controller.

## EEprom System

One aspect of the present invention is the substitution of a specific type of semiconductor memory system for the disk drive but without having to sacrifice non-volatility, ease of erasing and rewriting data into the memory, speed of access, low cost and reliability. This is accomplished by employing an array of electrically erasable programmable read only memories (EEPROM's) integrated circuit chips. This type of memory has additional advantages of requiring less power to operate, and of being lighter in weight than a hard disk drive magnetic media memory, thereby being especially suited for battery operated portable computers.

7

5

10

15

25

35

5

## Erase of Memory Structures

10

20

30



approach.

In the present invention, the Flash EEPROM memory is divided into sectors where all cells within each sector are erasable together. Each sector can be addressed separately and selected for erase. One important feature is the ability to select any combination of sectors for erase together. This will allow for a much faster system erase than by doing each one independently as in prior art.

Figure 2 illustrates schematically selected multiple sectors for erase. A Flash EEPROM system includes one or more Flash EEPROM chips such as 201, 203, 205. They are in communication with a controller 31 through lines 209. Typically, the controller 31 is itself in communication with a microprocessor system (not shown). The memory in each Flash EEPROM chip is partitioned into sectors where all memory cells within a sector are erasable together. For example, each sector may have 512 byte (i.e. 512x8 cells) available to the user, and a chip may have 1024 sectors. Each sector is individually addressable, and may be selected, such as sectors 211, 213, 215, 217 in a multiple sector erase. As illustrated in figure 2, the selected sectors may be confined to one EEPROM chip or be distributed among several chips in a system. The sectors that were selected will all be erased together. This capability will allow the memory and system of the present invention to operate much faster than the prior art architectures.

Figure 3A illustrates a block diagram circuit 220 on a Flash EEPROM chip (such as the chip 201 of figure 2) with which one or more sectors such as 211, 213 are selected (or deselected) for erase. Essentially, each sector such as 211, 213 is selected or tagged by setting the state of an erase enable register

0899498-12997

5

15

25

35

erasing in line 209. The device will then erase all the sectors that have been selected (i.e. the sectors 211 and 213) at one time. In addition to erasing the desired sectors within a chip, the architecture of the present system permits selection of sectors across various chips for simultaneous erase.

Figures 4(1)-4(11) illustrate the algorithm used in conjunction with the circuit 220 of figure 3A. In figure 4(1), the controller will shift the address into the circuit 220 which is decoded in the line to the erase enable register associated with the sector that is to be erased. In figure 4(2), the controller shifts in a command that is decoded to a set erase enable command which is used to latch the address decode signal onto the erase enable register for the addressed sector. This tags the sector for subsequent erase. In figure 4(3), if more sectors are to be tagged, the operations described relative to figures 4(1)-4(2) are repeated until all sectors intended for erase have been tagged. After all sectors intended for erase have been tagged, the controller initiates an erase cycle as illustrated in figure 4(4).

Optimized erase implementations have been disclosed in two copending U.S. patent applications. They are copending U.S. patent applications, Serial No. 204,175, filed June 8, 1988, by Dr. Eliyahou Harari, and one entitled "Multi-State EEprom Read and Write Circuits and Techniques," <sup>new patent no. 5,095,344</sup> ~~filed on the same day as the present application~~, by Sanjay Mehrotra and Dr. Eliyahou Harari. The disclosures of the two applications are hereby incorporate by reference. The Flash EEprom cells are erased by applying a pulse of erasing voltage followed by a read to verify if the cells are erased to the "erased" state. If not, further pulsing and verifying

165227-86466680

a

a

a

A<sub>2</sub>

are repeated until the cells are verified to be erased. By erasing in this controlled manner, the cells are not subject to over-erasure which tends to age the EEprom device prematurely as well as make the cells harder to program.

As the group of selected sectors is going through the erase cycle, some sectors will reach the "erase" state earlier than others. Another important feature of the present invention is the ability to remove those sectors that have been verified to be erased from the group of selected sectors, thereby preventing them from over-erasing.

Returning to figure 4(4), after all sectors intended for erase have been tagged, the controller initiates an erase cycle to erase the group of tagged sectors. In figure 4(5), the controller shifts in a global command called Enable Erase into each Flash EEprom chip that is to perform an erase. This is followed in figure 4(5) by the controller raising of the erase voltage line (Ve) to a specified value for a specified duration. The controller will lower this voltage at the end of the erase duration time. In figure 4(6), the controller will then do a read verify sequence on the sectors selected for erase. In figure 4(7), if none of the sectors are verified, the sequences illustrated in figures 4(5)-4(7) are repeated. In figures 4(8) and 3(9), if one or more sectors are verified to be erased, they are taken out of the sequence. Referring also to figure 3A, this is achieved by having the controller address each of the verified sectors and clear the associated erase enable registers back to a LOW with a clear enable command in bus 237. The sequences illustrated in figures 4(5)-4(10) are repeated until all the sectors in the group are verified to be erased in figure 4(11). At the completion of the

0899498-12997

erase cycle, the controller will shift in a No Operation (NOP) command and the global Enable Erase command will be withdrawn as a protection against a false erasure.

5 The ability to select which sectors to erase and which ones not to, as well as which ones to stop erasing is advantageous. It will allow sectors that have erased before the slower erased sectors to be removed from the erase sequence so no further stress on the device will occur. This will increase the  
10 reliability of the system. Additional advantage is that if a sector is bad or is not used for some reason, that sector can be skipped over with no erase occurring within that sector. For example, if a sector is defective and have shorts in it, it may consume much  
15 power. A significant system advantage is gained by the present invention which allows it to be skipped on erase cycles so that it may greatly reduce the power required to erase the chip.

20 Another consideration in having the ability to pick the sectors to be erased within a device is the power savings to the system. The flexibility in erase configuration of the present invention enables the adaptation of the erase needs to the power capability of the system. This can be done by configuring the systems  
25 to be erased differently by software on a fixed basis between different systems. It also will allow the controller to adaptively change the amount of erasing being done by monitoring the voltage level in a system, such as a laptop computer.

30 An additional performance capability of the system in the present invention is the ability to issue a reset command to a Flash EEprom chip which will clear all erase enable latches and will prevent any further erase cycles from occurring. This is illustrated in  
35 figures 2A and 2B by the reset signal in the line 261.

009949 12297 46227 8545580

15

15

15

15

5

10

15

25

30

of the present invention is the ability for the system to correct for hard errors whenever they occur. Defective cells are detected by their failure to program or erase correctly. Also during read operation, defective cells are detected and located by the ECC. As soon as a defective cell is identified, the controller will apply defect mapping to replace the defective cell with a space cell located usually within the same sector. This dynamic correction of hard errors, in addition to conventional error correction schemes, significantly prolongs the life of the device.

Another feature of the present invention is an adaptive approach to error correction. Error correction code (ECC) is employed at all times to correct for soft errors as well as any hard errors that may arise. As soon as a hard error is detected, defect mapping is used to replace the defective cell with a spare cell in the same sector block. Only when the number of defective cells in a sector exceeds the defect mapping's capacity for that specific sector will the whole sector be replaced as in a conventional disk system. This scheme minimized wastage without compromising reliability.

Figure 5 illustrates the memory architecture for the cell remapping scheme. As described before, the Flash EEPROM memory is organized into sectors where the cells in each sector are erasable together. The memory architecture has a typical sector 401 organized into a data portion 403 and a spare (or shadow) portion 405. The data portion 403 is memory space available to the user. The spare portion 405 is further organized into an alternative defects data area 407, a defect map area 409, a header area 411 and an ECC and others area 413. These areas contain information that could be used by the controller to handle the defects and other overhead information such as headers and ECC.

0899498-12997



5

10

20

30

port 505. Then the microprocessor loads a DMA controller 507 with the starting location in buffer memory or bus address that the data read should be sent. Then the microprocessor loads the header information  
 5 (Head, Cylinder and sector) into a holding register file 509. Finally, the microprocessor loads a command sequencer 511 with a read command before passing control to the controller 31.

After assuming control, the controller 31 first  
 10 addresses the header of the sector and verifies that the memory is accessed at the address that the user had specified. This is achieved by the following sequence. The controller selects a memory chip (chip select) among the memory device 33 and shifts the address for the  
 15 header area from the address generator 503 out to the selected memory chip in the memory device 33. The controller then switches the multiplexer 513 and shifts also the read command out to the memory device 33. Then the memory device reads the address sent it and begins  
 20 sending serial data from the addressed sector back to the controller. A receiver 515 in the controller receives this data and puts it in parallel format. In one embodiment, once a byte (8 bits) is compiled, the controller compares the received data against the header  
 25 data previously stored by the microprocessor in the holding register file 509. If the compare is correct, the proper location is verified and the sequence continues.

Next the controller 31 reads the defect  
 30 pointers and loads these bad address locations into the holding register file 509. This is followed by the controller reading the alternative defects data that were written to replace the bad bits as they were written. The alternative bits are stored in an  
 35 alternative defects data file 517 that will be accessed

0899498-122997

Once the Header has been determined to be a match and the defect pointers and alternative bits have been loaded, the controller begins to shift out the address of the lowest address of the desired sector to be read. The data from the sector in the memory device 33 is then shifted into the controller chip 31. The receiver 515 converts the data to a parallel format and transfers each byte into a temporary holding FIFO 519 to be shipped out of the controller.

A pipeline architecture is employed to provide efficient throughput as the data is gated through the controller from the receiver 515 to the FIFO 519. As each data bit is received from memory the controller is comparing the address of the data being sent (stored in the address generator 507) against the defect pointer map (stored in the register file 509). If the address is determined to be a bad location, by a match at the output of the comparator 521, the bad bit from the memory received by the receiver 515 is replaced by the good bit for that location. The good bit is obtained from the alternative defects data file 517. This is done by switching the multiplexer 523 to receive the good bit from the alternative defects data file instead of the bad bit from the receiver 515, as the data is sent to the FIFO 519. Once the corrected data is in the FIFO it is ready to be sent to buffer memory or system memory (not shown). The data is sent from the controller's FIFO 519 to the system memory by the controller's DMA controller 507. This controller 507 then requests and gets access to the system bus and puts out an address and gates the data via an output interface 525 out to the system bus. This is done as each byte gets loaded into the FIFO 519. As the corrected data is loaded into the FIFO it will also be

5

10

30

5

20

30

521 is comparing its address from the address generator 503 to the defect pointer address values in the holding register file 509. When a match occurs, indicating that a defective location is about to be written, the controller saves this bit into the alternative defect data file 517. At the same time, all bad bits sent to memory will be sent as zeroes.

After the bytes for a write cycle have been loaded into the selected memory device, the controller issues a program command to the memory device and initiate a write cycle. Optimized implementations of write operation for Flash EEPROM device have been disclosed in two previously cited co-pending U.S. patent applications, Serial No. <sup>now patent no. 5,095,344</sup> 204,175, and one entitled "Multi-State EEPROM Read and Write Circuits and Techniques." Relevant portions of the disclosures are hereby incorporated by reference. Briefly, during the write cycle, the controller applies a pulse of programming (or writing) voltages. This is followed by a verify read to determine if all the bits have been programmed properly. If the bits did not verify, the controller repeats the program/verify cycle until all bits are correctly programmed.

If a bit fails to verify after prolonged program/verify cycling, the controller will designate that bit as defective and update the defect map accordingly. The updating is done dynamically, as soon as the defective cell is detected. Similar actions are taken in the case of failure in erase verify.

After all the bits have been programmed and verified, the controller loads the next data bits from the FIFO 601 and addresses the next location in the addressed sector. It then performs another program/verify sequence on the next set of bytes. The sequence continues until the end of the data for that

204,175, 864,668, 864,669, 864,670, 864,671, 864,672, 864,673, 864,674, 864,675, 864,676, 864,677, 864,678, 864,679, 864,680, 864,681, 864,682, 864,683, 864,684, 864,685, 864,686, 864,687, 864,688, 864,689, 864,690, 864,691, 864,692, 864,693, 864,694, 864,695, 864,696, 864,697, 864,698, 864,699, 864,700, 864,701, 864,702, 864,703, 864,704, 864,705, 864,706, 864,707, 864,708, 864,709, 864,710, 864,711, 864,712, 864,713, 864,714, 864,715, 864,716, 864,717, 864,718, 864,719, 864,720, 864,721, 864,722, 864,723, 864,724, 864,725, 864,726, 864,727, 864,728, 864,729, 864,730, 864,731, 864,732, 864,733, 864,734, 864,735, 864,736, 864,737, 864,738, 864,739, 864,740, 864,741, 864,742, 864,743, 864,744, 864,745, 864,746, 864,747, 864,748, 864,749, 864,750, 864,751, 864,752, 864,753, 864,754, 864,755, 864,756, 864,757, 864,758, 864,759, 864,760, 864,761, 864,762, 864,763, 864,764, 864,765, 864,766, 864,767, 864,768, 864,769, 864,770, 864,771, 864,772, 864,773, 864,774, 864,775, 864,776, 864,777, 864,778, 864,779, 864,780, 864,781, 864,782, 864,783, 864,784, 864,785, 864,786, 864,787, 864,788, 864,789, 864,790, 864,791, 864,792, 864,793, 864,794, 864,795, 864,796, 864,797, 864,798, 864,799, 864,800, 864,801, 864,802, 864,803, 864,804, 864,805, 864,806, 864,807, 864,808, 864,809, 864,810, 864,811, 864,812, 864,813, 864,814, 864,815, 864,816, 864,817, 864,818, 864,819, 864,820, 864,821, 864,822, 864,823, 864,824, 864,825, 864,826, 864,827, 864,828, 864,829, 864,830, 864,831, 864,832, 864,833, 864,834, 864,835, 864,836, 864,837, 864,838, 864,839, 864,840, 864,841, 864,842, 864,843, 864,844, 864,845, 864,846, 864,847, 864,848, 864,849, 864,850, 864,851, 864,852, 864,853, 864,854, 864,855, 864,856, 864,857, 864,858, 864,859, 864,860, 864,861, 864,862, 864,863, 864,864, 864,865, 864,866, 864,867, 864,868, 864,869, 864,870, 864,871, 864,872, 864,873, 864,874, 864,875, 864,876, 864,877, 864,878, 864,879, 864,880, 864,881, 864,882, 864,883, 864,884, 864,885, 864,886, 864,887, 864,888, 864,889, 864,890, 864,891, 864,892, 864,893, 864,894, 864,895, 864,896, 864,897, 864,898, 864,899, 864,900, 864,901, 864,902, 864,903, 864,904, 864,905, 864,906, 864,907, 864,908, 864,909, 864,910, 864,911, 864,912, 864,913, 864,914, 864,915, 864,916, 864,917, 864,918, 864,919, 864,920, 864,921, 864,922, 864,923, 864,924, 864,925, 864,926, 864,927, 864,928, 864,929, 864,930, 864,931, 864,932, 864,933, 864,934, 864,935, 864,936, 864,937, 864,938, 864,939, 864,940, 864,941, 864,942, 864,943, 864,944, 864,945, 864,946, 864,947, 864,948, 864,949, 864,950, 864,951, 864,952, 864,953, 864,954, 864,955, 864,956, 864,957, 864,958, 864,959, 864,960, 864,961, 864,962, 864,963, 864,964, 864,965, 864,966, 864,967, 864,968, 864,969, 864,970, 864,971, 864,972, 864,973, 864,974, 864,975, 864,976, 864,977, 864,978, 864,979, 864,980, 864,981, 864,982, 864,983, 864,984, 864,985, 864,986, 864,987, 864,988, 864,989, 864,990, 864,991, 864,992, 864,993, 864,994, 864,995, 864,996, 864,997, 864,998, 864,999, 865,000, 865,001, 865,002, 865,003, 865,004, 865,005, 865,006, 865,007, 865,008, 865,009, 865,010, 865,011, 865,012, 865,013, 865,014, 865,015, 865,016, 865,017, 865,018, 865,019, 865,020, 865,021, 865,022, 865,023, 865,024, 865,025, 865,026, 865,027, 865,028, 865,029, 865,030, 865,031, 865,032, 865,033, 865,034, 865,035, 865,036, 865,037, 865,038, 865,039, 865,040, 865,041, 865,042, 865,043, 865,044, 865,045, 865,046, 865,047, 865,048, 865,049, 865,050, 865,051, 865,052, 865,053, 865,054, 865,055, 865,056, 865,057, 865,058, 865,059, 865,060, 865,061, 865,062, 865,063, 865,064, 865,065, 865,066, 865,067, 865,068, 865,069, 865,070, 865,071, 865,072, 865,073, 865,074, 865,075, 865,076, 865,077, 865,078, 865,079, 865,080, 865,081, 865,082, 865,083, 865,084, 865,085, 865,086, 865,087, 865,088, 865,089, 865,090, 865,091, 865,092, 865,093, 865,094, 865,095, 865,096, 865,097, 865,098, 865,099, 865,100, 865,101, 865,102, 865,103, 865,104, 865,105, 865,106, 865,107, 865,108, 865,109, 865,110, 865,111, 865,112, 865,113, 865,114, 865,115, 865,116, 865,117, 865,118, 865,119, 865,120, 865,121, 865,122, 865,123, 865,124, 865,125, 865,126, 865,127, 865,128, 865,129, 865,130, 865,131, 865,132, 865,133, 865,134, 865,135, 865,136, 865,137, 865,138, 865,139, 865,140, 865,141, 865,142, 865,143, 865,144, 865,145, 865,146, 865,147, 865,148, 865,149, 865,150, 865,151, 865,152, 865,153, 865,154, 865,155, 865,156, 865,157, 865,158, 865,159, 865,160, 865,161, 865,162, 865,163, 865,164, 865,165, 865,166, 865,167, 865,168, 865,169, 865,170, 865,171, 865,172, 865,173, 865,174, 865,175, 865,176, 865,177, 865,178, 865,179, 865,180, 865,181, 865,182, 865,183, 865,184, 865,185, 865,186, 865,187, 865,188, 865,189, 865,190, 865,191, 865,192, 865,193, 865,194, 865,195, 865,196, 865,197, 865,198, 865,199, 865,200, 865,201, 865,202, 865,203, 865,204, 865,205, 865,206, 865,207, 865,208, 865,209, 865,210, 865,211, 865,212, 865,213, 865,214, 865,215, 865,216, 865,217, 865,218, 865,219, 865,220, 865,221, 865,222, 865,223, 865,224, 865,225, 865,226, 865,227, 865,228, 865,229, 865,230, 865,231, 865,232, 865,233, 865,234, 865,235, 865,236, 865,237, 865,238, 865,239, 865,240, 865,241, 865,242, 865,243, 865,244, 865,245, 865,246, 865,247, 865,248, 865,249, 865,250, 865,251, 865,252, 865,253, 865,254, 865,255, 865,256, 865,257, 865,258, 865,259, 865,260, 865,261, 865,262, 865,263, 865,264, 865,265, 865,266, 865,267, 865,268, 865,269, 865,270, 865,271, 865,272, 865,273, 865,274, 865,275, 865,276, 865,277, 865,278, 865,279, 865,280, 865,281, 865,282, 865,283, 865,284, 865,285, 865,286, 865,287, 865,288, 865,289, 865,290, 865,291, 865,292, 865,293, 865,294, 865,295, 865,296, 865,297, 865,298, 865,299, 865,300, 865,301, 865,302, 865,303, 865,304, 865,305, 865,306, 865,307, 865,308, 865,309, 865,310, 865,311, 865,312, 865,313, 865,314, 865,315, 865,316, 865,317, 865,318, 865,319, 865,320, 865,321, 865,322, 865,323, 865,324, 865,325, 865,326, 865,327, 865,328, 865,329, 865,330, 865,331, 865,332, 865,333, 865,334, 865,335, 865,336, 865,337, 865,338, 865,339, 865,340, 865,341, 865,342, 865,343, 865,344, 865,345, 865,346, 865,347, 865,348, 865,349, 865,350, 865,351, 865,352, 865,353, 865,354, 865,355, 865,356, 865,357, 865,358, 865,359, 865,360, 865,361, 865,362, 865,363, 865,364, 865,365, 865,366, 865,367, 865,368, 865,369, 865,370, 865,371, 865,372, 865,373, 865,374, 865,375, 865,376, 865,377, 865,378, 865,379, 865,380, 865,381, 865,382, 865,383, 865,384, 865,385, 865,386, 865,387, 865,388, 865,389, 865,390, 865,391, 865,392, 865,393, 865,394, 865,395, 865,396, 865,397, 865,398, 865,399, 865,400, 865,401, 865,402, 865,403, 865,404, 865,405, 865,406, 865,407, 865,408, 865,409, 865,410, 865,411, 865,412, 865,413, 865,414, 865,415, 865,416, 865,417, 865,418, 865,419, 865,420, 865,421, 865,422, 865,423, 865,424, 865,425, 865,426, 865,427, 865,428, 865,429, 865,430, 865,431, 865,432, 865,433, 865,434, 865,435, 865,436, 865,437, 865,438, 865,439, 865,440, 865,441, 865,442, 865,443, 865,444, 865,445, 865,446, 865,447, 865,448, 865,449, 865,450, 865,451, 865,452, 865,453, 865,454, 865,455, 865,456, 865,457, 865,458, 865,459, 865,460, 865,461, 865,462, 865,463, 865,464, 865,465, 865,466, 865,467, 865,468, 865,469, 865,470, 865,471, 865,472, 865,473, 865,474, 865,475, 865,476, 865,477, 865,478, 865,479, 865,480, 865,481, 865,482, 865,483, 865,484, 865,485, 865,486, 865,487, 865,488, 865,489, 865,490, 865,491, 865,492, 865,493, 865,494, 865,495, 865,496, 865,497, 865,498, 865,499, 865,500, 865,501, 865,502, 865,503, 865,504, 865,505, 865,506, 865,507, 865,508, 865,509, 865,510, 865,511, 865,512, 865,513, 865,514, 865,515, 865,516, 865,517, 865,518, 865,519, 865,520, 865,521, 865,522, 865,523, 865,524, 865,525, 865,526, 865,527, 865,528, 865,529, 865,530, 865,531, 865,532, 865,533, 865,534, 865,535, 865,536, 865,537, 865,538, 865,539, 865,540, 865,541, 865,542, 865,543, 865,544, 865,545, 865,546, 865,547, 865,548, 865,549, 865,550, 865,551, 865,552, 865,553, 865,554, 865,555, 865,556, 865,557, 865,558, 865,559, 865,560, 865,561, 865,562, 865,563, 865,564, 865,565, 865,566, 865,567, 865,568, 865,569, 865,570, 865,571, 865,572, 865,573, 865,574, 865,575, 865,576, 865,577, 865,578, 865,579, 865,580, 865,581, 865,582, 865,583, 865,584, 865,585, 865,586, 865,587, 865,588, 865,589, 865,590, 865,591, 865,592, 865,593, 865,594, 865,595, 865,596, 865,597, 865,598, 865,599, 865,600, 865,601, 865,602, 865,603, 865,604, 865,605, 865,606, 865,607, 865,608, 865,609, 865,610, 865,611, 865,612, 865,613, 865,614, 865,615, 865,616, 865,617, 865,618, 865,619, 865,620, 865,621, 865,622, 865,623, 865,624, 865,625, 865,626, 865,627, 865,628, 865,629, 865,630, 865,631, 865,632, 865,633, 865,634, 865,635, 865,636, 865,637, 865,638, 865,639, 865,640, 865,641, 865,642, 865,643, 865,644, 865,645, 865,646, 865,647, 865,648, 865,649, 865,650, 865,651, 865,652, 865,653, 865,654, 865,655, 865,656, 865,657, 865,658, 865,659, 865,660, 865,661, 865,662, 865,663, 865,664, 865,665, 865,666, 865,667, 865,668, 865,669, 865,670, 865,671, 865,672, 865,673, 865,674, 865,675, 865,676, 865,677, 865,678, 865,679, 865,680, 865,681, 865,682, 865,683, 865,684, 865,685, 865,686, 865,687, 865,688, 865,689, 865,690, 865,691, 865,692, 865,693, 865,694, 865,695, 865,696, 865,697, 865,698, 865,699, 865,700, 865,701, 865,702, 865,703, 865,704, 865,705, 865,706, 865,707, 865,708, 865,709, 865,710, 865,711, 865,712, 865,713, 865,714, 865,715, 865,716, 865,717, 865,718, 865,719, 865,720, 865,721, 865,722, 865,723, 865,724, 865,725, 865,726, 865,727, 865,728, 865,729, 865,730, 865,731, 865,732, 865,733, 865,734, 865,735, 865,736, 865,737, 865,738, 865,739, 865,740, 865,741, 865,742, 865,743, 865,744, 865,745, 865,746, 865,747, 865,748, 865,749, 865,750, 865,751, 865,752, 865,753, 865,754, 865,755, 865,756, 865,757, 865,758, 865,759, 865,760, 865,761, 865,762, 865,763, 865,764, 865,765, 865,766, 865,767, 865,768, 865,769, 865,770, 865,771, 865,772, 865,773, 865,774, 865,775, 865,776, 865,777, 865,778, 865,779, 865,780, 865,781, 865,782, 865,783, 865,784, 865,785, 865,786, 865,787, 865,788, 865,789, 865,790, 865,791, 865,792, 865,793, 865,794, 865,795, 865,796, 865,797, 865,798, 865,799, 865,800, 865,801, 865,802, 865,803, 865,804, 865,805, 865,806, 865,807, 865,808, 865,809, 865,810, 865,811, 865,812, 865,813, 865,814, 865,815, 865,816, 865,817, 865,818, 865,819, 865,820, 865,821, 865,822, 865,823, 865,824, 865,825, 865,826, 865,827, 865,828, 865,829, 865,830, 865,831, 865,832, 865,833, 865,834, 865,835, 865,836, 865,837, 865,838, 865,839, 865,840, 865,841, 865,842, 865,843, 865,844, 865,845, 865,846, 865,847, 865,848, 865,849, 865,850, 865,851, 865,852, 865,853, 865,854, 865,855, 865,856, 865,857, 865,858, 865,859, 865,860, 865,861, 865,862, 865,863, 865,864, 865,865, 865,866, 865,867, 865,868, 865,869, 865,870, 865,871, 865,872, 865,873, 865,874, 865,875, 865,876, 865,877, 865,878, 865,879, 865,880, 865,881, 865,882, 865,883, 865,884, 865,885, 865,886, 865,887, 865,888, 865,889, 865,890, 865,891, 865,892, 865,893, 865,894, 865,895, 865,896, 865,897, 865,898, 865,899, 865,900, 865,901, 865,902, 865,903, 865,904, 865,905, 865,906, 865,907, 865,908, 865,909, 865,910, 865,911, 865,912, 865,913, 865,914, 865,915, 865,916, 865,917, 865,918, 865,919, 865,920, 865,921, 865,922, 865,923, 865,924, 865,925, 865,926, 865,927, 865,928, 865,929, 865,930, 865,931, 865,932, 865,933, 865,934, 865,935, 865,936, 865,937, 865,938, 865,939, 865,940, 865,941, 865,942, 865,943, 865,944, 865,945, 865,946, 865,947, 865,948, 865,949, 865,950, 865,951, 865,952, 865,953, 865,954, 865,955, 865,956, 865,957, 865,958, 865,959, 865,960, 865,961, 865,962, 865,963, 865,964, 865,965, 865,966, 865,967, 865,968, 865,969, 865,970, 865,971, 865,972, 865,973, 865,974, 865,975, 865,976, 865,977, 865,97

5 In addition, the collection of bits that was  
flagged as defective and were saved in the alternative  
defects data file 516 is then written in memory at the  
alternative defects data locations (see figure 5),  
thereby saving the good bit values to be used on a  
0 subsequent read. Once these data groups are written and  
verified, the sector write is considered completed.

The present invention also has provision for defect mapping of the whole sector, but only after the number of defective cells in the sector has exceeded the cell defect mapping's capacity for that specific sector. A count is kept of the number of defective cells in each sector. When the number in a sector exceeds a predetermined value, the controller marks that sector as defective and maps it to another sector. The defect pointer for the linked sectors may be stored in a sector defect map. The sector defect map may be located in the original defective sector if its spare area is sufficiently defect-free. However, when the data area of the sector has accumulated a large number of defects, it is quite likely that the spare area will also be full of defects.

Thus, it is preferable in another embodiment to locate the sector map in another memory maintained by the controller. The memory may be located in the controller hardware or be part of the Flash EEPROM memory. When the controller is given an address to access data, the controller compares this address against the sector defect map. If a match occurs then access to the defective sector is denied and the substitute address present in the defect map is entered,

and the corresponding substitute sector is accessed instead.

In yet another embodiment, the sector remapping is performed by the microprocessor. The microprocessor  
 5 looks at the incoming address and compares it against the sector defect map. If a match occurs, it does not issue the command to the controller but instead substitute the alternative location as the new command.

Apart from the much higher speed of the solid-  
 10 state disk, another advantage is the lack of mechanical parts. The long seek times, rotational latency inherent in disk drives are not present. In addition, the long synchronization times, sync mark detects and write gaps are not required. Thus the overhead needed for  
 15 accessing the location where data is to be read or written is much less. All of these simplifications and lack of constraints result in a much faster system with much reduced overheads. In addition, the files can be arranged in memory in any address order desired, only  
 20 requiring the controller to know how to get at the data as needed.

Another feature of the invention is that defect mapping is implemented without the need to interrupt the data stream transferred to or from the sector. The data  
 25 in a block which may contain errors are transferred regardless, and is corrected afterwards. Preserving the sequential addressing will result in higher speed by itself. Further, it allows the implementation of an efficient pipeline architecture in the read and write  
 30 data paths.

#### Write Cache System

Cache memory is generally used to speed up the performance of systems having slower access devices. For example in a computer system, access of data from

0899498-1299

25



5

15

35

a  
a

by excessive program/erase cycles. Even with the improved Flash EEPROM memory device as disclosed in co-pending U.S. patent applications, <sup>now patent no. 5,095,344,</sup> Serial No. 204,175, and one entitled "Multi-state EEPROM Read and Write Circuits and Techniques," by Sanjay Mehrotra and Dr. Eliyahou Harari filed on the same day as the present application, the endurance limit is approximately  $10^6$  program/erase cycles. In a ten-year projected life time of the device, this translates to a limit of one program/erase cycle per 5 minutes. This may be marginal in normal computer usage.

0666227-86466530

To overcome this problem, a cache memory is used in a novel way to insulate the Flash EEPROM memory device from enduring too many program/erase cycles. The primary function of the cache is to act on writes to the Flash EEPROM memory and not on reads of the Flash EEPROM memory, unlike the case with traditional caches. Instead of writing to the Flash EEPROM memory every time the data is updated, the data may be operated on several times in the cache before being committed to the Flash EEPROM memory. This reduces the number of writes to the Flash EEPROM memory. Also, by writing mostly into the faster cache memory and reducing the number of writes to the slower Flash EEPROM, an additional benefit is the increase in system write throughput.

A relatively small size cache memory is quite effective to implement the present invention. This helps to overcome the problem of data loss in the volatile cache memory during a power loss. In that event, it is relatively easy to have sufficient power reserve to maintain the cache memory long enough and have the data dumped into a non-volatile memory such as a specially reserved space in the Flash EEPROM memory. In the event of a power down or and power loss to the system, the write cache system may be isolated from the

27

system and a dedicated rechargeable power supply may be switch in only to power the cache system and the reserved space in the Flash EEprom memory.

Figure 8 illustrates schematically a cache system 701 as part of the controller, according to the present invention. On one hand the cache system 701 is connected to the Flash EEprom memory array 33. On the other hand it is connected to the microprocessor system (not shown) through a host interface 703. The cache system 701 has two memories. One is a cache memory 705 for temporarily holding write data files. The other is a tag memory 709 for storing relevant information about the data files held in the cache memory 705. A memory timing/control circuit 713 controls the writing of data files from the cache memory 705 to the Flash EEprom memory 33. The memory control circuit 713 is responsive to the information stored in the tag memory as well as a power sensing input 715 which is connected through the host interface 703 via a line 717 to the power supply of the microprocessor system. A power loss in the microprocessor system will be sensed by the memory control circuit 713 which will then download all the data files in the volatile cache memory 705 to the non-volatile Flash EEprom memory 33.

In the present invention, the Flash EEprom memory array 33 is organized into sectors (typically 512 byte size) such that all memory cells within each sector are erasable together. Thus each sector may be considered to store a data file and a write operation on the memory array acts on one or more such files.

During read of a new sector in the Flash EEprom memory 33, the data file is read out and sent directly to the host through the controller. This file is not used to fill the cache memory 705 as is done in the traditional cache systems.

0899498-129997

After the host system has processed the data within a file and wishes to write it back to the Flash EEprom memory 33, it accesses the cache system 701 with a write cycle request. The controller then intercepts this request and acts on the cycle.

In one embodiment of the invention, the data file is written to the cache memory 705. At the same time, two other pieces of information about the data file are written to a tag memory 709. The first is a file pointer which identifies the file present in the cache memory 705. The second is a time stamp that tells what time the file was last written into the cache memory. In this way, each time the host wishes to write to the Flash EEprom memory 33, the data file is actually first stored in the cache memory 705 along with pointers and time stamps in the tag memory 709.

In another embodiment of the invention, when a write from the host occurs, the controller first checks to see if that file already existed in the cache memory 705 or has been tagged in the tag memory 709. If it has not been tagged, the file is written to the Flash memory 33, while its identifier and time stamp are written to the tag memory 709. If the file already is present in the cache memory or has been tagged, it is updated in the cache memory and not written to the Flash memory. In this way only infrequently used data files are written into the Flash memory while frequently used data files are trapped in the cache memory.

In yet another embodiment of the invention, when a write from the host occurs, the controller first checks to see if that data file has been last written anywhere within a predetermined period of time (for example, 5 minutes). If it has not, the data file is written to the Flash memory 33, while its identifier and time stamp are written to the tag memory 709. If

46522T 8646680

the data file has been last written within the predetermined period of time, it is written into the cache memory 705 and not written to the Flash memory. At the same time, its identifier and time stamp are written to the tag memory 709 as in the other  
 5 embodiments. In this way also, only infrequently used data files are written into the Flash memory while frequently used data files are trapped in the cache memory.

10 In all embodiments, over time the cache memory 705 will start to fill up. When the controller has detected that some predetermined state of fullness has been reached, it begins to archive preferentially some files over others in the cache memory 705 by writing  
 15 them to the Flash memory 33.

In either embodiments, over time the cache memory 705 will start to fill up. When the controller has detected that some predetermined state of fullness has been reached, it begins to archive preferentially  
 20 some files over others in the cache memory 705 by writing them to the Flash memory 33. The file identifier tag bits for these files are then reset, indicating that these files may be written over. This makes room for new data files entering the cache memory.

25 The controller is responsible for first moving the least active files back into the Flash memory 33 to make room for new active files. To keep track of each file's activity level, the time stamp for each file is incremented by the controller at every time step unless  
 30 reset by a new activity of the file. The timing is provided by timers 711. At every time step (count), the controller systematically accesses each data file in the cache memory and reads the last time stamp written for this data file. The controller then increments the time  
 35 stamp by another time step (i.e. increments the count by one).

0399498 122997

Two things can happen to a file's time stamp, depending on the activity of the file. One possibility is for the time stamp to be reset in the event of a new activity occurring. The other possibility is that no new activity occurs for the file and the time stamp continues to increment until the file is removed from the cache. In practice a maximum limit may be reached if the time stamp is allowed to increase indefinitely. For example, the system may allow the time stamp to increment to a maximum period of inactivity of 5 minutes. Thus, when a data file is written in the cache memory, the time stamp for the file is set at its initial value. Then the time stamp will start to age, incrementing at every time step unless reset to its initial value again by another write update. After say, 5 minutes of inactivity, the time stamp has incremented to a maximum terminal count.

In one embodiment of keeping count, a bit can be shifted one place in a shift register each time a count increment for a file occurs. If the file is updated (a new activity has occurred) the bit's location will be reset to the initial location of the shift register. On the other hand, if the file remains inactive the bit will eventually be shifted to the terminal shift position. In another embodiment, a count value for each file is stored and incremented at each time step. After each increment, the count value is compared to a master counter, the difference being the time delay in question.

Thus, if a file is active its incremented time stamp is reset back to the initial value each time the data file is rewritten. In this manner, files that are constantly updated will have low time stamp identifiers and will be kept in cache until their activity decreases. After a period of inactivity has expired,

0399498-122997

5

10

20

30

5

10

20

25